## 

## WHAT IS CLAIMED IS:

1	1. In a computer system adapted to executing binary translated code, a						
2	method for responding to an exception comprising the steps of:						
3	defining a plurality of recovery points in the binary translated code, each of						
4	said plurality of recovery points comprising an executable instruction;						
5	prior to execution of said executable instruction, saving the address of said						
6	executable instruction;						
7	executing subsequent instructions;						
8	detecting an exception;						
9	invoking an exception handler;						
10	reconfiguring the state of the computer system to reflect the state of the						
11	computer system at said executable instruction;						
12	using run-time information, translating foreign code beginning at an						
13	instruction corresponding to said executable instruction; and						
14	determining if said exception re-occurs.						
1	2. The method of claim 1 further comprising the step of, upon resolving						
2	the exception, returning to said binary translated code following the recovery point that						
3	correspond to said executable instruction.						
1	3. The method of claim 2 further comprising the step of terminating						
2	execution of said binary translated code if said exception handler is unable to resolve the						
3	exception.						
1	4. The method of claim 1 further comprising the step of defining said						
2	plurality of recovery points during binary translation of foreign code.						
1	5. The method of claim 5 wherein said step of defining said plurality of						
2	recovery points is performed at run-time.						
1	6. The method of claim 4 wherein said instructions comprise a plurality						
2	of operations and said defining step further comprises the step of optimizing the sequence of						
3	execution of said operations.						
1	7. The method of claim 6 wherein said optimizing step further comprises						
2	the steps of:						

3	maintaining documentation describing intermediate results of said operations;								
4	and								
5	committing the values of said plurality of registers to documentation prior to								
6	execution of said executable instruction.								
1	8. The method of claim 7 wherein said invoking step further comprises								
2	the steps of:								
3	recovering the address of said executable instruction;								
4	determining the location of said set of registers; and								
5	invoking a binary translator to re-translate a sequence of foreign code								
6	corresponding to said executable instruction and said subsequent instructions, said binary								
7	translator adapted to generate an in-order sequence of binary translated code corresponding to								
8	said foreign code.								
1	9. The method of claim 8 wherein said invoking step further comprises								
2	the steps of: committing the state of said computer system to said documentation at a next to								
3	occur recovery point.								
1	10. In a computer system adapted for executing optimized binary								
2	translated code while maintaining precise exception order, said computer system comprising:								
3	a processing unit for executing a sequence of instructions, each of said								
4	instructions comprising a plurality of operations that may be executed in parallel; each of said								
5	operations having at least one operand; said processing unit adapted to detect the occurrence								
6	of an exception;								
7	a register set for holding results of said operations and the state of said								
8	computer system as determined by execution of said operations and for storing the value of								
9	said at least one operand prior to executing said each of said instructions; and								
10	an exception handler adapted to access said register set to recover the value of								
11	said operand and to generate an intermediate state representative of the state of said								
12	processing unit prior to the detection of the exception.								
1	11. The system of claim 10 further comprising means for transferring the								
2	contents of said register set to a storage location prior to execution of a subsequent								
. 3	instruction.								

	1		12.	The system of claim 10 wherein said exception handler further		
	2	comprises a set of documentation identifying a memory location for said contents.				
	1		13.	The system of claim 12 wherein said exception handler further		
	2	comprises mea	ans for	recovering from said exception by translating a portion of foreign code		
	3	corresponding	to said	each of said instructions.		
	1		14.	In a computer system adapted for executing optimized binary		
	2	translated code	e while	maintaining precise exception order of foreign code, a method for		
	3	recovering from a detected exception comprising the steps of:				
	4		docum	nenting information representative of the state of said computer system;		
	5		execut	ing at least a first instruction, said first instruction having a plurality of		
-	6	operations executed in speculative mode;				
Ū	7		execut	ing a second instruction;		
i.J	8		detecti	ing whether the execution of said second instruction generated an		
1.7	9	exception;				
Hall the trap and that time have made	10		upon d	letection of an exception, transferring information to a register set;		
			repeat	ing execution of said at least a first instruction; and		
	12		transfe	erring program execution to an exception handler.		
Hall this life first the	1		15.	The method of claim 14 wherein said register set comprises a set of		
1:2	2	general purpos	se regis	ters.		
	1		16.	The method of claim 14 wherein said documenting information is		
	2 stored in a portion of said register set.			said register set.		
	1		17.	In a computer system adapted for executing optimized binary		
	2	translated code	while	maintaining precise exception processing of foreign code comprising		
	3	the steps of:				
	4	1	A)	Executing a first sequence of instructions in a speculative mode where		
	5	each of said in	,	ons comprise a plurality of operations which may be executed in		
	6	parallel;				
	7	•	B)	Saving the address of at least one of the instructions in said sequence		
	8	of instructions	,	-		

	9	(	2)	Saving the status of said computer system in a second storage location		
	10	each time said at least one of the instructions is executed;				
	11	Ι	<b>)</b> )	Executing a next to occur instruction in said first sequence of		
	12	instructions;				
	13	F	Ξ)	Detecting whether the execution of said next to occur instruction		
	14	generated an exception;				
	15	F	7)	If an exception is detected, recovering said address from said storage		
	16	location;				
	17	C	<del>3</del> )	Recovering said system status from said second storage location;		
	18	I	I)	Repeating the execution of said first sequence of instructions		
	19	beginning at said at least one of the instructions whereby each of said operations are executed				
	20	in-order; and				
	21	I	)	If said first sequence of instructions are executed and an exception is		
19	22	not detected:				
14,	23	J	)	Committing said status of said computer system to a register set; and		
The man that have been man	24	K	(2)	Repeating steps A) through F) for a second sequence of instructions.		
	1	1	8.	The method of claim 17 wherein said registers set comprise a set of		
	2	registers configu	ared to	o mirror a foreign register set.		
	1	1	0	The second of the Control of the Con		
	1		9. .c.	The method of claim 17 wherein speculative mode comprises the steps		
ĵ.±	2	of Determining if an operation could generate an exception;				
	3		jenera	ting a diagnostic operand when an exception while in speculative		
	4	mode;				
	5			that said diagnostic operand is a speculative value; and		
	6	If said diagnostic operand is not modified when said diagnostic operand is				
	7	changed to a nor	n-spec	culative value, invoking an exception.		
	1	2	0.	A method of optimizing binary translated code by extracting the		
	2	parallelism inhe	rent to	foreign code during the binary translation process; said optimizing		
	3	comprising the s	sequer	ntial reordering of operations and memory access without violating		
	4	precise exceptio	n orde	er in binary translated code executing on a host platform having explicit		
	5	parallelism arch	itectui	re, said method comprising the steps of:		
	6	a	) allo	cating a set of registers and a dedicated memory region for storing		
	7	information rega	arding	the location of a foreign register set in said register set;		

8

9 10

11

12

13 14

15

16

1

2

1

2

4

1

2

3

1

2 3

1

2 1

2

3

1

2 1

2

1

2 3

- b) designating a set of Recovery Points in said binary translated code where each Recovery Point in the binary translated code has correspondence with an instruction in the foreign code, and each Recovery Point is associated with a documentation set, saved on hard disk or in memory, that contains information where all foreign registers are located in the host registers in the optimized binary translated code;
- c) responding to an exception between adjacent Recovery Points by reinvoked the interpretation of foreign instructions in sequential fashion by starting execution from the previous Recovery Point, i.e. foreign context (foreign registers and memory) must not be changed in the optimized binary translated code irretrievably.
- 21. The method of claim 20 further comprising the step of designating each memory write operation into the foreign memory space as a Recovery Point.
- 22. The method of claim 20 further comprising the step of designating at least one selected operation corresponding to an instruction in foreign memory space as a Recovery Point where said selected operation changes the state of the foreign memory space in an unrecoverable manner.
- The method of claim 20 further comprising the step of maintaining the 23. state of said computer system corresponding to the preceding Recovery Point until a next to occur Recovery Point is reached.
- 24. The method of claim 23 wherein said maintaining step comprises the step of saving information sufficient to restore the contents of the foreign registers at the preceding Recovery Point.
- 25. The method of claim 24 wherein said saving step comprises the step of saving selected register names comprising foreign registers.
- 26. The method of claim 25 further comprising the step of renaming said selected registers for optimization of said binary translated code after passing said next to occur Recovery Point.
- 27. The method of claim 23 further comprising the step of marking each Recovery Point in the binary translated code with a "SetIP" operation.
- 28. The method of claim 23 further comprising the step of saving a host address of the wide instruction for the marked Recovery Point in a Recovery Point Register.
- In a computer system adapted to executing a computer program 29. comprising binary translated code, a method for reconstructing the cause of an exception comprising the steps of:

5	executing instructions that will calculate a variable;							
6	invoking an exception handler prior to generating side effects;							
7	responding to said exception with said exception handler using said							
8	temporarily preserved register data to redirect operation of said computer program	temporarily preserved register data to redirect operation of said computer program						
1	30. The method of claim 29 wherein operands in the temporary registers							
2	are retained until reassigned by another operation.	ntil reassigned by another operation.						
1	31. The method of claim 30 further comprising, in response to an							
2	exception, the step of recalculating operands by re-executing the instruction to recover side							
3	effects.							
1	32. The method of claim 31 further comprising the step of allocating a							
2	portion of general-purpose registers in a register set to function as temporary registers.							
1	33. The method of claim 32 further comprising the step of allocating a							
2	memory region for storing information regarding the location of a foreign register set in said	1						
3	register set.							
1	34. A computer system adapted for executing a computer program							
2	comprising binary translated code comprising:							
3	a first memory for storing foreign code;							
4	a second memory for storing optimized binary translated code;							
5	a recovery point register for storing the address of a selected instruction in sa	ic						
6	binary translated code;							
7	a processor for executing binary translated code and adapted for detecting the	Э						
8	occurrence of an exception; said processor coupled to said recovery point register and to said							
9	first and second memory;							
10	an exception handler, coupled to said processor, for recovering the address							
11	stored in said recovery point register in response to detection of an exception by said							
12	processor, said address corresponding to one instruction in said foreign code; and							
13	a set of documentation stored in said second memory for preserving register							
14	data and system status information of the state of said computer system prior to detection of	•						
15	said exception;							
16	means for translating said foreign code to obtain sequential binary code							
17	corresponding to a portion of foreign code beginning at said one instruction in said foreign							
1 Q	ande							

temporarily preserving register data and system status information before